Elastic storage circuit
US5420894A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 21, 1993 |
| Grant date | May 30, 1995 |
| Priority date | — |
| Expiry date | Dec 21, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2205/123
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A circuit which synchronizes the phase of a data stream from a transmitting system, to the phase of the clock signal of the receiving system. Two frames of data from the transmitting data stream are stored in a memory which is continuously updated as the data for each time slot is stored in a different word of memory. The storage of the incoming stream data is controlled by the clock signal from the transmitting system. The data stored in the memory is then read out of that memory under control of the clock signal from the receiving system. As each word is read out, it is reinserted into the bit stream that is transmitted to the receiving system. An address control circuit ensures that write addresses have priority over read addresses. Similarly, a read/write control circuit ensures that write signals have priority over read signals. The read signals are arranged such that two read signals are available for each time slot. If there is a conflict between a write signal and the first read signal in a particular time slot, that read signal is inhibited and the second read signal in that time slot will retrieve the data from the memory for insertion in the data stream to be transmitted…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.