Mechanism for enforcing the correct order of instruction execution
US5420990A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 17, 1993 |
| Grant date | May 30, 1995 |
| Priority date | — |
| Expiry date | Jun 17, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3842
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus for enforcing that selected instructions are executed in a correct order, comprising a first content addressable memory for storing load addresses of data read from the memory by the selected instructions. The first content addressable memory comparing the store addresses with the load addresses of data to be written to the memory. The first content addressable memory generating a first signal, if one of the load addresses is identical to a subsequently compared one of the store addresses. The apparatus further including a second content addressable memory for storing and comparing states of the data read and written by the selected instructions. The second content addressable memory generating a second signal, if one of the stored states is identical to one of said compared states. The stored states including a program counter to repeat the execution of the selected instructions upon detecting the first and second signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.