Phase demodulation method and apparatus using asynchronous sampling pulses
US5425057A · kind A · utility
Inventor
Key dates
| Filing date | Apr 25, 1994 |
| Grant date | Jun 13, 1995 |
| Priority date | — |
| Expiry date | Apr 25, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L27/2273
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A method is presented for efficient VLSI implementation of a narrowband BPSK or QPSK demodulator which minimizes filter processing requirements. The demodulator implements a digital filter which spans a time duration of 8 symbols to realize a square root of raised cosine filter. The disadvantage of a conventional FIR filter, is that it requires a fixed ratio between the input sample rate and the FIR filter output rate. The subject invention employs a unique, flexible digital filter which provides one output per symbol while the input sample rate may vary from a low rate approaching two samples per symbol to over 128 samples per symbol. A key element of this approach is the digital phase locked loop used for symbol tracking which employs a direct digital synthesizer (DDS) as the frequency control element. In addition to providing symbol timing to the accuracy of the sample clock, the DDS also provides a fine measure of symbol timing phase at each sample clock. This high resolution timing phase information provided by the symbol timing NCO is used to select the filter coefficients to be applied at each sample. The resulting implementation is practical for a sample rate approaching 2 …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.