Allocation of resources of a pipelined processor by clock phase for parallel execution of dependent processes
US5428810A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 31, 1994 |
| Grant date | Jun 27, 1995 |
| Priority date | — |
| Expiry date | Mar 31, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3867
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A technique of processing pipeline commands in parallel so as to minimize pipeline stalls. This is accomplished in accordance with the invention without need for the complex resource allocation techniques of the prior art by arbitrating access to critical pipeline resources on the phase of the system clock. For example, one control process may access the critical pipeline resource only during an even phase of the system clock, while a second control process may access the critical pipeline resource only during the odd phase of the clock. These processes may run at the same time if the pipelined instructions being executed by each process have no data dependencies since structural hazards are effectively eliminated by time-sharing the data buses on the respective phases of the system clock. The benefits of dynamically scheduled pipelined systems may thus be obtained without the complex scoreboarding and other scheduling algorithms used in the prior art to prevent pipeline hazards.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.