Bus configuration validation for a multiple source disk array bus
US5430747A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Mar 14, 1991 |
| Grant date | Jul 4, 1995 |
| Priority date | — |
| Expiry date | Mar 14, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/0793
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An interrupt signal indicating the existence of a bus configuration error within a disk array system is generated by monitoring the enable signals controlling bus drivers included in the array system. The array configuration error detector includes bus configuration error detection logic for each multiple-source bus within the array. Each bus configuration error detector is connected to receive all enable signals for the bus drivers associated with one bus and decode the received enable signals to generate an error signal when more than one of the received enable signals is active. The error signals generated for each of the multiple-source busses are provided to an adder and combined to form the configuration error interrupt signal for the array.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.