Self-timing clock generator for precharged synchronous SRAM
US5432747A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 14, 1994 |
| Grant date | Jul 11, 1995 |
| Priority date | — |
| Expiry date | Sep 14, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A self-timing clock generator for use with a precharged Static Random Access Memory (SRAM). The invention asynchronously switches the memory clock pulse to a precharge signal upon recognition of completion of a memory access cycle. Recognition of completion of the memory access cycle is performed in one of two ways. The first method monitors for the existence of a preprogrammed memory-completion bit which becomes active at the same time that read or write data becomes valid at the data outputs. The second method monitors for the existence of a memory-completion bit generated through the use of an odd parity generator. An alternate clocking method is provided to bypass the asynchronous self-timing clock generator, and to allow for synchronous clocking of the precharged SRAM. An external clocking method is also provided to directly clock the precharged SRAM. Finally, the self-timing clock generator and the precharged SRAM may be tested through the use of a test enable circuit, which intercepts the generated precharge and clock signals, and provides in place thereof a test precharge and clock signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.