Counter malfunction detection using prior, current and predicted parity
US5440604A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 26, 1994 |
| Grant date | Aug 8, 1995 |
| Priority date | — |
| Expiry date | Apr 26, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2201/88
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A counter system having associated counter error detection circuitry that utilizes the current parity, the previous parity, and a predicted parity for evaluating counter operation is described. In successive count cycles, a predicted parity is utilized, during the next subsequent count cycle is stored in flip-flop as the current parity, and in the next subsequent count cycle is stored a second flip-flop as a previous parity. Circuit are described for performing parity check and parity prediction functions. The previous parity, current parity and predicted parity will not be alike for any binary counter that operates properly. Circuity is described that holds and compares the parity of the Count, the current parity, and the previous parity, during each counter advance cycle and to provide an error signal when the counter is detected to be stuck.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.