Circuits and methods for refreshing a dual bank memory
US5442588A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 16, 1994 |
| Grant date | Aug 15, 1995 |
| Priority date | — |
| Expiry date | Aug 16, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/406
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Memory circuitry 200 is provided which includes first and second banks of memory cells 201 arranged in rows and columns. A first row decoder 210a is provided for selecting a row in the first bank 201a in response to a row address from a first group of row addresses. A second row decoder 210b is provided for selecting a row in the second bank 201b in response to a row address from a second group of row addresses. Row address circuitry 208/209 is provided for presenting a sequence of row addresses to the row decoders 210 in response to a single row address received at an address port to the memory circuitry 200, the row address circuitry 208/209 presenting only row addresses of the first group in a refresh mode. Refresh circuitry 217 couples the row address circuitry 208/209 with the second row decoder 210b, and in the refresh mode converts a row address in the first group presented by the row address circuitry 208/209 into a row address in the second group for use by the second row decoder 210b.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.