Elastic store memory circuit
US5444658A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 7, 1994 |
| Grant date | Aug 22, 1995 |
| Priority date | — |
| Expiry date | Mar 7, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/0626
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An elastic store memory circuit includes first and second elastic store memories. Each of the first and second elastic store memories generates a phase comparison signal when a phase difference between a write timing and a read timing is within a predetermined phase range. The elastic store memory circuit also includes a selector which selects either the input data read out from the first elastic store memory or the input data read out from the second elastic store memory, and a slip signal generator for generating a slip signal on the basis of a write reset timing at which the first and second elastic store memories are reset, a read reset timing at which the first and second elastic store memories are reset, and the phase comparison signal. The slip signal indicates which one of the write reset timing and the read reset timing precedes the other one.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.