Frequency synthesizer using noninteger division and phase selection
US5448191A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 30, 1994 |
| Grant date | Sep 5, 1995 |
| Priority date | — |
| Expiry date | Aug 30, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/1976
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A frequency synthesizer provides a synthesized signal. The synthesizer includes an oscillator that supplies a fast clock signal to a divider programmable by a digital data. The most significant bits of the digital data are provided to the programmable divider, and the least significant bits are provided to an accumulator that cooperates with the programmable divider to increment by one unit its division rank when the accumulator overflows. The synthesizer further includes a generator for generating n increasing delay phases of the synthesized signal; a comparator for comparing the content of the accumulator with n ranges of possible increasing values; and circuits for selecting, as the synthesized signal, the phase whose rank corresponds to the rank of the range within which the content of the accumulator is comprised.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.