Analog PLL clock recovery circuit and a LAN transceiver employing the same
US5448598A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 6, 1993 |
| Grant date | Sep 5, 1995 |
| Priority date | — |
| Expiry date | Jul 6, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/0898
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A VSLI transceiver chip incorporating an improved analog PLL circuit for recovering a digital clock signal from a digital data signal having pulse widths which may vary during each data cycle. The analog PLL clock recovery circuit comprises a phase detector, a gain control circuit, a variable current charge pump, a loop filter and a variable frequency oscillator. The phase detection means for detecting, during each data cycle, the phase error between the digital data signal and recovered digital clock signal, and produces first end second digital control pulse signals in response to the detection of the phase error. The gain control means produces third and fourth digital control pulse signals during each data cycle. The value of the third and fourth control pulse signals during each data cycle depends on the value of the digital data signal, the value of the recovered clock signal, and the value of the second digital control pulse signal during the data cycle, and the change in value of the third and fourth control pulse signals is responsive to the change in the value of the recovered digital clock signal. The variable current charge pump receives the first and second digital con…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.