Sequential pipelined processing for the compression and decompression of image data
US5450599A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 4, 1992 |
| Grant date | Sep 12, 1995 |
| Priority date | — |
| Expiry date | Jun 4, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T9/007
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A sequential process-pipeline has a first processing stage (30) coupled to a CODEC (24) through a plurality of buffers, including an image data input buffer (28), an image data output buffer (26), and an address buffer (34). The image data input buffer stores, for each block of image data, control information for controlling the processing of an associated block of image data. The address buffer stores addresses, each of which identifies an initial address of a block of addresses within an image memory (22). A local controller (18) is responsive to the writing of an address into the address buffer to read the control information for a block to be processed, and to initiate the operation of the CODEC, in accordance with the read-out information, to execute a Discrete Cosine Transformation Process and a Discrete Cosine Transformation Quantization Process.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.