Method for forming integrated circuits having buried doped regions
US5451530A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 11, 1994 |
| Grant date | Sep 19, 1995 |
| Priority date | — |
| Expiry date | Jan 11, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/74
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method for fabricating an integrated circuit having a buried doped region is disclosed. A thermal oxide layer is formed over a portion of a p-type substrate at which an n+ buried doped region is not to be formed, masking the implant for the buried doped region. Anneal of the implant is performed in an oxidizing atmosphere, growing further oxide over the surface. The oxide layers are removed, and a p-type blanket implant is performed for isolation purposes and, if desired, to form a p-type buried doped region; the doping concentration of the n+ buried doped region retards diffusion of the boron to the surface thereover. Alternatively, a higher than normal doping level in the substrate can provide sufficient boron for isolation. An epitaxial layer is then grown over the surface, and the n-well is formed by implanting n-type dopant, with the p-well regions masked by a nitride mask; anneal of the n-well is also done in an oxidizing environment, so that consumption of a portion of the n-well by the oxide further planarizes the topography of the device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.