Test access port controlled built in current monitor for IC devices
US5459737A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 7, 1993 |
| Grant date | Oct 17, 1995 |
| Priority date | — |
| Expiry date | Jul 7, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/31722
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A test access port (TAP) controls monitoring and testing of static current IDDQ in integrated circuit (IC) devices having both a TAP of the type specified in IEEE Standard 1149.1 Test Access Port and Boundary Architecture and built-in current (BIC) monitors. BIC monitors are coupled between MOS or CMOS modules of the IC device and the low potential power rail (GND) for monitoring static current IDDQ. Bypass or shunt MOS transistors (N1,N2, . . . , NN) are coupled with primary current paths in parallel with the respective BIC monitors between the CMOS circuit modules and low potential power rail (GND). The TAP data registers (TDR's) include a design specific BIC shunt control TDR (BICSC TDR) constructed for receiving a coded BIC monitor bypass code (BICBC) at the TDI pin. BICSC TDR outputs are coupled to control nodes of the respective MOS bypass transistors (N1,N2, . . . , NN) for controlling the conducting state of the bypass transistors according to the BICBC. The MOS bypass transistor provides a low impedance bypass path around the BIC current monitor in response to a first BICBC during normal operation of the IC device and presents a high impedance bypass path in response to a …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.