Frame synchronizing apparatus for quadrature modulation data communication radio receiver
US5463627A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 23, 1994 |
| Grant date | Oct 31, 1995 |
| Priority date | — |
| Expiry date | Feb 23, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/08
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
In a frame synchronizing apparatus for a receiver apparatus of a digital data radio communications system in which data are transmitted in frame periods with a fixed data sequence contained each frame, a data correlation circuit obtains successive sequences of values of vector difference between vector values constituting a demodulated digital baseband signal, and successively compares these sequences with a fixed vector difference sequence corresponding to the fixed data sequence, to derive a correlation signal substantially unaffected by any phase rotation in the baseband signal. A frame synchronizing circuit formed as a PLL for generating a frame synchronizing signal, includes a phase comparator which periodically indicates whether a detected phase difference between the correlation signal and frame synchronizing signal is effectively zero, positive or negative, and a counter holding a count value indicating a cumulative phase error between these signals. So long as the detected phase differences are successively effectively zero and the cumulative phase error is sufficiently small, the phase of the frame synchronizing signal is held unchanged, thereby achieving a high degree of…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.