Data processor with quicker latch input timing of valid data
US5471630A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 27, 1993 |
| Grant date | Nov 28, 1995 |
| Priority date | — |
| Expiry date | Oct 27, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/01728
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A data processing apparatus includes a first data holding circuit, a second data holding circuit, a signal processing circuit, and a control circuit. The first data holding circuit outputs a signal as three values data representing a first valid value having a first logic value, a second valid value having a second logic value, and an invalid value. The second data holding circuit holds the three values data from the first data holding circuit. The signal processing circuit receives the three values data from the second data holding circuit and outputs a first ready signal indicating completion of data processing. The control circuit controls the second data holding circuit to hold the three values data from the first data holding circuit, and also outputs a second signal indicating completion of data processing in the second data holding circuit to the first data holding circuit when the three values data from the first data holding circuit exhibits one of the first and second valid values and the first ready signal is input from the signal processing circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.