Look up table implementation of fast carry arithmetic and exclusive-OR operations
US5481486A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 13, 1993 |
| Grant date | Jan 2, 1996 |
| Priority date | — |
| Expiry date | Dec 13, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K21/00
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Look up tables for use in programmable logic devices are modified to facilitate use of those tables to provide adders (including subtracters) and various types of counters. Each look up table is effectively partitioned into smaller look up tables when an adder or counter is required. One portion of the partitioned table is used to provide a sum out signal, while the other portion of the partitioned table is used to provide a fast carry out signal for application to the next stage of the adder or counter. If desired, each logic module including such a look up table may further include logic circuitry for logically combining its normal output with the signal applied to its carry in input to facilitate the provision of wide fan in functions having more inputs than can be accepted by a single logic module.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.