Method and circuitry for clock synchronization
US5485490A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 29, 1994 |
| Grant date | Jan 16, 1996 |
| Priority date | — |
| Expiry date | Nov 29, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0337
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Circuitry for performing fine phase adjustment within a phase locked loop is described. The phase selector selects an even phase signal and an odd phase signal from the twelve phase signals output by the VCO. The even and odd phase signals are selected by an even select signal and an odd select signal, respectively. The phase interpolator interpolates between the even phase signal and the odd phase signal to generate an output signal. The affect of the even phase signal and the odd phase signal on the output signal is determined by an even weighting signal and an odd weighting signal, respectively. The weighting signals prevent glitches from appearing on the output signal when either the even phase signal or the odd phase signal is switching. A method of performing fine phase adjustment in a phase locked loop is also described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.