Chassis fault tolerant system management bus architecture for a networking
US5485576A · kind A · utility
Inventors
Key dates
| Filing date | Jan 28, 1994 |
| Grant date | Jan 16, 1996 |
| Priority date | — |
| Expiry date | Jan 28, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L41/00
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A fault tolerant system management bus architecture for a networking chassis includes a primary path for transmission of system management information and a secondary path for transmission of system management information in the event of failure of the primary path. The primary path includes a first microprocessor controller, coupled between the first system management bus and the processor located on a networking module. The secondary path for transmission of system management information includes a second microprocessor controller system and a dual-port memory. The second microprocessor control system is coupled to the second system management bus and to the dual-port memory. The dual-port memory is also coupled to the processor located on the networking module. The dual-port memory provides the interface between the CPU in the networking module and the second microprocessor control system, thus providing isolation and allowing the memory to be accessible by either processor. Environmental information and module identification information are stored in the dual-port memory. In the event of failure of the primary transmission path, the environmental information and module identifi…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.