Apparatus for predicting overlapped storage operands for move character
US5488707A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 28, 1992 |
| Grant date | Jan 30, 1996 |
| Priority date | — |
| Expiry date | Jul 28, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/30032
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus is presented and proved for detecting storage operand overlap for instructions having identical overlap detection requirements as the move character (MVC) instruction. The apparatus is applicable to all Enterprise Systems Architecture (ESA)/390 addressing modes encompassing access register addressing for either 24 bit or 31 bit addressing. S/370 addressing in 24 bit and 31 bit modes are also supported by the proposed apparatus and treated as special cases of access register addressing. In addition, the apparatus is extended to support other addressing modes with an example provided to include a 64 bit addressing mode. A fast parallel implementation of the apparatus is also presented. The apparatus results in a one cycle savings for all invocations of the MVC instruction which comprises approximately 2% of the dynamic instruction stream of a representative instruction mix. The one cycle savings results in a 21 percent improvement in the performance of the execution of the MVC instruction for the frequent case (84%) when the operand length is less than or equal to eight bytes and a 9 percent improvement in performance for the less frequent case (16%) in which the operand…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.