Clock distribution system for reducing clock skew between processors in a dual sided tightly coupled system
US5502819A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 2, 1992 |
| Grant date | Mar 26, 1996 |
| Priority date | — |
| Expiry date | Nov 2, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A clock distribution system for reducing clock skew between tightly coupled central processing units in a multi-processor system. The multi-processor system includes (1) a configuration processor for generating a first configuration signal and a second configuration signal, a first clock, a second clock, (2) a first processor having a first central processing unit, (3) a second processor having a second central processing unit, (4) a first clock generator for generating a first delayed clock signal from the first or second clock in accordance with the configuration signals, and (6) a second clock generator generating a second delayed clock signal from the first or second clock in accordance with said configuration signals. The clock distribution system comprises a distribution means for receiving the first delayed clock signal, the second delayed clock signal and the configuration signals, and for distributing in accordance with the configuration signals either the first delayed clock to the first central processing unit and the second delayed clock to the second central processing unit, or the first delayed clock signal to both the first and second central processing unit or the s…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.