Passive multiplexing using sparse arrays
US5508724A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 7, 1993 |
| Grant date | Apr 16, 1996 |
| Priority date | — |
| Expiry date | Sep 7, 2013 |
Classification
- Technology area (CPC B)Performing Operations; Transporting
- CPC primaryB41J2/355
- WIPO fieldTextile and paper machines
- WIPO sectorMechanical engineering
Abstract
A multiplexed array of resistors including a plurality of address leads and a plurality of ground leads which cooperatively define a matrix of nodes, each node defining a possible location in the matrix for a resistor heater interconnecting one address lead and one ground lead. Resistor heaters are located in the array at only a portion of the nodes. The locations of the resistor heaters are selected to limit the conductance of alternate current paths around the resistor heater when addressed. The resistor heaters are preferably formed at nodes selected so that no two address leads are interconnected through resistor heaters to more than one common ground lead. Preferably, each alternate current path includes at least four non-addressed resistors in series.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.