Memory device with switching of data stream modes
US5513334A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 27, 1994 |
| Grant date | Apr 30, 1996 |
| Priority date | — |
| Expiry date | Jun 27, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1072
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An I.sup.2 C bus-compatible, serial EEPROM device is used in applications involving storage and serial transmission of configuration and control information for an intelligent peripheral device with which the EEPROM device is associated, for communication on a bus to a host device adapted to control the peripheral device. The EEPROM device has a memory array for storing data representing the configuration and control information. Two modes of data transmission are supported by the EEPROM device, and are alternately and selectively established according to whether data stored in the EEPROM array is to be read only, by sequential output onto the bus, or the array is also to be allowed to be written to. The arrangement ultimately allows intelligent interaction between the host device and the peripheral device. A separate clock line supplements the usual clock line and data line of an I.sup.2 C bus to support the distinct and different modes, with clocking by the respective clock line for the established mode. A controlled multiplexer selectively connects the input clock according to a predetermined logic level transition on one of the two clock lines.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.