RLL/NRZ decoder programmable for single/dual bit output data streams
US5521598A · kind A · utility
0Cited by
13References
6Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 4, 1994 |
| Grant date | May 28, 1996 |
| Priority date | — |
| Expiry date | Aug 4, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B20/1426
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A decoder of a coded serial stream of digital data in a stream of decoded NRZ data has re-timing (BB, AA) flip-flops and a 2.times.1 multiplexer (MUX OUT) selectably providing a single-bit NRZ output stream or a dual-bit (NRZ0 and NRZ1) output streams, by exploiting the predecoded values (ND0 and ND1) produced by two decoding combinative logic networks (RC1 and RC2) that compose the decoder.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.