Digital I/O bus controller circuit with auto-incrementing, auto-decrementing and non-incrementing/decrementing access data ports
US5524267A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 31, 1994 |
| Grant date | Jun 4, 1996 |
| Priority date | — |
| Expiry date | Mar 31, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A digital bus circuit having an Address/Data port select decoder 170 in circuit communication with a Selector 194, a Data Port Buffer/Register 181, and an Address Port register 208. The Selector 194 is in circuit communication with an auto incrementor 216, an auto decrementor 218, and a polling function. The incrementor 216 serves to automatically increment an address present in the Address port register 208. The decrementor 218 serves to automatically decrement an address present in the Address port register 208. The polling function serves to reload the Address port register 208 with the same address. The present invention allows a number of enhanced programming methods which permit input and output operations to be implemented with fewer program code instructions. One of the programming methods disclosed by the present invention is an enhanced method of "polling" a device's internal register by accessing the polling function.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.