Two-transistor dynamic random-access memory cell
US5526305A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 17, 1994 |
| Grant date | Jun 11, 1996 |
| Priority date | — |
| Expiry date | Jun 17, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/405
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A dynamic random access memory circuit for storing an information signal using both a data input line and a data output line for a two-transistor dynamic ram cell memory circuit is disclosed. The circuit is incorporated into an integrated circuit array of similar cells. Because of the nature of the circuitry, the data input and output lines of each cell in the array are laid out in parallel, and the data-out line of one random access memory cell becomes the data-in line of the adjacent random access memory cell. Thus, while the addition of a separate line for data-in and data-out adds structure to a single cell, it reduces the overall structure of an array of such cells, and results in a more compact construction of a memory array.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.