Failure analysis device for memory devices
US5530805A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 26, 1994 |
| Grant date | Jun 25, 1996 |
| Priority date | — |
| Expiry date | Jul 26, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2273
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A physical image converting circuit is used in a memory tester for or an integrated circuit tester analyzing the failure of storage devices to be measured, in which data are read as logical images from each of the corresponding storage regions to each input/output bit and are stored in each of the corresponding storage regions to each input/output bit of a failure analysis memory used for failure analysis. The physical image converting circuit converts the logical image of the readout data from the failure analysis memory into physical images so that the readout data corresponds to a physical position on a wafer chip of the failure analysis memory. The physical image converting circuit includes a counter, an address converting circuit, a failure analysis memory, and a selector. The counter generates increment addresses corresponding to at least a storage capacity of failure analysis memory. The address converting circuit generates data X and Y for specifying X and Y addresses and data P for specifying the input/output bit of the failure analysis memory based on the increment addresses. The selector selects the specified data by the data P among the readout data from the correspondi…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.