Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design
US5572535A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 5, 1994 |
| Grant date | Nov 5, 1996 |
| Priority date | — |
| Expiry date | Jul 5, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/047
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A method (FIGS. 12-16) and a data processing system (FIG. 4) are used to verify the correct operation of one or more tri-state multiplexers (FIG. 3) located in a circuit model (37). The tri-state multiplexer checker (38) accesses the circuit model (37) and identifies the tri-state multiplexer(s). Once identified these tri-state multiplexers are checked to ensure that: (1) no two or more select/control lines to a tri-state MUX are enabled at a critical point in time wherein tri-state MUX output line contention can occur (i.e. both a logic zero and a logic one are being driven to the MUX output); and (2) that at least one select/control line is enabled during all critical periods of time so that a high impedance (high-Z) state is not propagated incorrectly through the MUX. This checking/verification is performed in a cut-set manner which is iterative and very time efficient when compared to prior methods.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.