Semiconductor integrated circuit device including PLL circuit
US5572557A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 2, 1994 |
| Grant date | Nov 5, 1996 |
| Priority date | — |
| Expiry date | Jun 2, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0037
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A semiconductor integrated circuit device including input and output registers, a data-processing circuit block disposed between the registers, a first PLL circuit for supplying a first output clock signal to the input register in response to an input clock signal, and a second PLL circuit for supplying a second output clock signal to the output register in response to the input clock signal. The input register transfers a data signal stored therein to the output register in response to the first output clock signal. The output register stores the data signal and transfers it to another device in response to the second output clock signal. The first and second PLL circuits supply the first and second output clock signals to the input and output registers with keeping the phase differences constant, respectively. The data signal stored in the input register can be correctly transferred to the output register, and the data signal stored in the output register can be correctly transferred to an input register of another semiconductor integrated circuit device even if the clock skew arises.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.