Bus driver for high-speed data transmission with waveform adjusting means
US5576634A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 18, 1995 |
| Grant date | Nov 19, 1996 |
| Priority date | — |
| Expiry date | Oct 18, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K17/16
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A bus driver includes differentiating and delay circuits connected together in parallel. The differentiating circuit receives an input signal via a first buffer circuit and produces a first signal having a falling and rising period. The delay circuit delays the input signal to produce a second signal output via a second buffer circuit. The second signal is delayed so that the second signal begins falling after the first signal starts falling and so that second signal begins rising after the first signal starts rising. The first and second signals are combined to produce an output signal. The preceding edge of the output signal is rounded because the relatively short falling of the first signal precedes the relatively long falling of the second signal. The following edge of the output signal is rounded because the short rising of the first signal suppresses an end portion of the long falling of the second signal. The waveform of the output signal is adjustable by changing parameters such as, for example, the delay time of the delay circuit, the capacitance of the capacitor and the power of the first and second buffer circuits.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.