Digital correction for missing codes caused by capacitive mismatchings in successive approximation analog-to-digital converters
US5579005A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 14, 1994 |
| Grant date | Nov 26, 1996 |
| Priority date | — |
| Expiry date | Dec 14, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/38
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An analog-to-digital converter (ADC), comprising an internal digital-to-analog converter (DAC), driven by a successive approximation register (SAR), and a comparator, is provided with a correction logic circuit that controls the execution of a verifying and correcting routine at the end of each conversion routine. Master-Slave cells that compose the SAR are provided with a dedicated circuitry, responding to said correction control circuit, for confirming, incrementing or decrementing the bit stored in the cell by at least an LSB. An extremely simple routine, performed at the end of each conversion cycle, allows correction of incorrectly converted digital data because of the occurrence of missing codes in the internal DAC. The corrector does not require the use of memories and/or analog circuits and is very cost- effective and permits a greatly improved production yield of complex devices containing ADCs.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.