Multiprocessor computer backplane bus in which bus transactions are classified into different classes for arbitration
US5581713A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 15, 1995 |
| Grant date | Dec 3, 1996 |
| Priority date | — |
| Expiry date | Nov 15, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/364
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer having multiple modules connected by a backplane bus includes multiple competition signal lines and multiple class signal lines. Access to the backplane bus to engage in one or more of multiple types of bus transactions is arbitrated between the modules by classifying the bus transactions into different classes and, during each of a succession of competition cycles, when a module wants access to the backplane bus to engage in a particular type of bus transaction, asserting a class signal line corresponding to a class in which the particular type of bus transaction has been classified. Based on information presented on the class signal lines, it is determined which modules are or are not eligible to compete for access to the backplane bus. When a module is eligible to compete for access to the backplane bus, it drives an identification code associated with the module on the competition signal lines. Then, based on information presented on the competition signal lines, a module is granted access to the backplane bus.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.