Bus drivers using skew compensation delay circuits for enabling tristate output buffers
US5585742A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 11, 1995 |
| Grant date | Dec 17, 1996 |
| Priority date | — |
| Expiry date | Jul 11, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4072
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a bus system of a computer, an enable pulse is propagated through different signal paths and bus drivers so that it takes different amounts of time to reach a common bus. Each bus driver has a tristate output buffer connected to the bus, a delay circuit and an AND gate for receiving an enable pulse from one of the signal paths. The input terminal of the delay circuit is also connected to receive the same enable pulse for introducing a predetermined amount of delay to the enable pulse and supplying the delayed pulse to the AND gate, so that the delayed pulse is truncated at the trailing edge of the enable pulse directly supplied to the AND gate. The output terminal of the AND gate is connected to the enable/disable input terminal of the tristate output buffer for enabling it with the delayed and truncated enable pulse. The amounts of delays introduced in the bus drivers are manually set so that the delayed pulses would arrive at nearly the same time at the respective output buffers if they were simultaneously transmitted.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.