Semiconductor apparatus manufacturing method employing gate side wall self-aligning for masking
US5591657A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 26, 1994 |
| Grant date | Jan 7, 1997 |
| Priority date | — |
| Expiry date | Oct 26, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/516
Abstract
The invention increases withstand voltage and current capacity of a DMOS portion simultaneously built in by the BiCMOS process. The manufacturing method for the DMOS portion is comprised of steps of forming an ion-implanted layer in a surface of a P-type well; forming a gate electrode; self-aligning a P-type base region by employing the P-type base formation process of the bipolar transistor and by using the gate electrode as a mask; forming a side wall on a side face of the gate electrode by employing the process for forming the LDD structure of the CMOS; and self-aligning an N+type source region by employing the process for forming the N+type source and the drain of the CMOS and by using the side wall as a mask. The effective channel length becomes longer by the side wall length and the rate of heavily doped channel portion to the total channel length becomes high. The manufacturing method effectively suppresses surface punch through by the high rate of the heavily doped channel portion and facilitates increasing withstand voltage and current capacity of the DMOS portion even when the total acceptor amount in the ion-implanted layer is insufficient.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.