Hierarchical data storage system employing contemporaneous transfer of designated data pages to long write and short read cycle memory
US5594883A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 13, 1995 |
| Grant date | Jan 14, 1997 |
| Priority date | — |
| Expiry date | Nov 13, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/2022
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and system control approach for contemporaneous transfer of designated replacement pages from a main store to an associated memory having a write cycle 10.times. longer than a read cycle thereof (e.g. nonvolatile semiconductor memory). Each designated data page includes an associated home address within the nonvolatile semiconductor memory. The approach includes designating at least two data pages of the main store for transfer to the nonvolatile semiconductor memory; and upon occurrence of a predetermined condition, contemporaneously transferring the designated data pages from the main store to the nonvolatile semiconductor memory for writing into the nonvolatile semiconductor memory at their associated addresses. Preferably, the designated data pages are simultaneously written in the nonvolatile semiconductor memory subsequent to a simultaneous erase of their associated home addresses.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.