Performance based write current optimization process
US5600500A · kind A · utility
83Cited by
8References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 14, 1994 |
| Grant date | Feb 4, 1997 |
| Priority date | — |
| Expiry date | Nov 14, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B2005/0013
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A method of optimizing write current in a data storage system. The write current is optimized by measuring a bit error rate in the storage system as a function of the write current in the presence of background interference stress and adjacent track interference stress. An optimum write current level is determined as a function of the measured bit error rate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.