Memory management system for checkpointed logic simulator with increased locality of data
US5604894A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 7, 1995 |
| Grant date | Feb 18, 1997 |
| Priority date | — |
| Expiry date | Jun 7, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory management system for use with a logic simulator 10 for storing data in each memory that is being simulated by the logic simulator 10. The system includes memory control logic 14 coupled to a physical memory 16 which is segmented into a permanent storage area P (26), a temporary storage area T1 (24) and a second temporary storage area T2 (22). Each write request from the simulator causes memory control logic 14 to store the latest request into the T2 area (22). Prior data stored in T2 (22) are first moved to the T1 (24) or P (26) storage area where other store requests for the same and other simulated locations were stored during the same simulator time interval. In this fashion, a history of simulator write activity is stored in physical memory 16 and available for rerunning or restarting the simulator 10 at or near a prior simulator cycle.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.