Image cell for an image-recorder chip, for protection of high input signal dynamics onto reduced output signal dynamics
US5608204A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 26, 1995 |
| Grant date | Mar 4, 1997 |
| Priority date | — |
| Expiry date | Jun 26, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10F39/8057
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Disclosed is an image-recorder chip having a multiplicity of image cells provided with field-effect transistors disposed in the form of a two dimensional array and having a readout logic. This present invention is directed to the object of projection of high input signal dynamics onto reduced output signal dynamics, and is distinguished by the arrangement of the light-sensitive element of each image cell being connected between one electrode of a first MOS transistor and gate of a second MOS transistor, and by the other electrode of the first MOS transistor being connected to the one pole of a voltage supply source.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.