CMOS-PECL level conversion circuit
US5614843A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 5, 1996 |
| Grant date | Mar 25, 1997 |
| Priority date | — |
| Expiry date | Jan 5, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/018528
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A level conversion circuit is provided which can obtain a stable output voltage, with keeping low power consumption and a high speed operation, if manufacturing processes and operational conditions of the LSI'S are varied. The level conversion circuit comprising a first input portion for receiving a first CMOS level signal as a differential signal at the CMOS level and a second CMOS level signal as an inverted signal of the first CMOS level signal, and outputting a first output current and a second output current based on these signals, a first conversion output portion for outputting a first PECL level signal as the PECL level differential signal and a second PECL level signal as an inverted signal of the first PECL level signal based on the first output current and the second output current from the first input portion, and a first current control portion for controlling the first output current and the second output current in the first conversion output portion by a first current control signal and a second current control signal so as to determine high level and low level in the first PECL level signal and the second PECL level signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.