Sampling frequency converting device and memory address control device
US5617088A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 23, 1995 |
| Grant date | Apr 1, 1997 |
| Priority date | — |
| Expiry date | Jan 23, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B2020/10666
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A sampling frequency converting device. A memory unit stores an input signal D.sub.si having an input sampling frequency F.sub.si. An interpolation unit interpolates the readout signal from the storage unit. A sampling frequency ratio detection unit detects the current sampling frequency ratio R.sub.n between the input sampling frequency F.sub.si and the output sampling frequency F.sub.so and detects a new sampling frequency ratio R.sub.n NEW. based on the current sampling frequency ratio R.sub.n and a past detected value R.sub.n-1 preceding the current detected value by one detection period. A control unit having the sampling frequency detection unit controls the storage unit and the interpolating unit from the new sampling frequency ratio R.sub.n NEW. Since the present sampling frequency converting device is not susceptible to accumulation of re-sampling time address errors even if the sampling frequency ratio continues to be changed for a pre-set time duration, the capacity of the storage unit is not increased, while there is no necessity of restricting the speed or amount of change in the sampling frequency ratio.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.