Personalizable gate array devices
US5619062A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 14, 1995 |
| Grant date | Apr 8, 1997 |
| Priority date | — |
| Expiry date | Mar 14, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Customizable semiconductor devices, integrated circuit gate arrays and techniques to produce same are disclosed. The devices comprise integrated circuit blanks having a collection of semiconductor elements and at least one metal layer including fusible links interconnecting said collection of semiconductor elements into an inoperably connected integrated circuit blank. At least one metal layer is first etched thereby to define a pattern of conductors. A passivation layer is provided over at least one metal layer, afterwhich at least one metal layer is etched a second time for selectably removing the fusible links, thereby converting the inoperable integrated circuit blank into a selected operable electronic function.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.