Chopped hall sensor with synchronously chopped sample-and-hold circuit
US5621319A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 8, 1995 |
| Grant date | Apr 15, 1997 |
| Priority date | — |
| Expiry date | Dec 8, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R33/07
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A chopped Hall sensor includes a Hall-element switching circuit of the kind in which a Hall element has two pairs of diagonally opposite Hall contacts which are alternately connected to a pair of DC supply conductors and to a pair of Hall-stitching-circuit output conductors for alternately, during phase .phi.1 and n.phi.1 of a first clock signal, switching the Hall exciting current from flow in one to another direction through the Hall element. A linear analog double-differential Hall-voltage amplifier has an input connected to the output of the Hall switching-circuit. A sample-and-hold circuit is comprised of first and second elemental sample-and-hold circuits (ESHCs) with inputs connected respectively to the two Hall-voltage differential-amplifier outputs. The first and second ESHCs are respectively clocked, by second and third clock signals, to the sample Hall voltage signal only during phases .phi.2 and .phi.3 and to hold the sample signal during phases n.phi.2 and n.phi.3 respectively, where .phi.2 and .phi.3 occur respectively during a mid portion of phases .phi.1 and n.phi.1. Two inputs of a summer circuit are connected respectively to the outputs of the first and second ESH…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.