Semiconductor memory device with improved operating speed
US5625596A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 23, 1995 |
| Grant date | Apr 29, 1997 |
| Priority date | — |
| Expiry date | Jun 23, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1045
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor memory device having a plurality of operating modes, and which offers improved operating speed without an increase in the chip surface area. The semiconductor memory device according to the present invention has access mode in which access is made in accordance with an external address signal, as well as at least one access mode in which access is performed of an internally generated address position, this semiconductor memory device further having a normal memory cell array, a redundancy memory cell array, a redundancy determining circuit which makes a determination of whether an address position to actually be accessed by a plurality of modes is an exchanged memory cell and which performs control so as to access that memory cell, a mode determining circuit which determines the mode, and an internal address generating circuit which internally and automatically generates an address position. In the semiconductor memory device configured this manner, at least part of the mode determination and the redundancy determination is performed in parallel.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.