Clock architecture for synchronous system bus which regulates and adjusts clock skew
US5625805A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 30, 1994 |
| Grant date | Apr 29, 1997 |
| Priority date | — |
| Expiry date | Jun 30, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A synchronous computer system is described. The system is a multiprocessor system having a bus system clock and a processor clock for each processor. The system includes a synchronous computer system bus and a plurality of circuit modules coupled to the synchronous bus with at least two of the modules having at least one processor, with the processor modules having the at least one processor which runs asynchronously to each of the other processors while the processor modules are synchronous to the system bus. The system further includes clock generator means for providing a corresponding plurality of clock signals and a plurality of conductors coupled between said clock generating means and said plurality of modules. Each of said conductors have electrical paths with substantially the same electrical path length, with each one of said modules further including means, coupled to a corresponding one of said conductors and disposed on said module, for regulating and adjusting skew between clock signals on said module.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.