High frequency differential VCO with common biased clipper
US5638030A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 31, 1996 |
| Grant date | Jun 10, 1997 |
| Priority date | — |
| Expiry date | May 31, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K3/0322
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A VCO includes a ring oscillator formed by connecting a plurality of voltage controlled inverting delay cells together, a biasing circuit for providing a bias voltage to each of the voltage controlled inverting delay cells, and a source-follower transistor for providing a control voltage to the biasing circuit and voltage controlled inverting delay cells. Each of the voltage controlled inverting delay cells includes a first and a second plurality of transistors which define two outputs of the voltage controlled inverting delay cell, and a clipper transistor connected between the two outputs to short them together whenever a difference between a bias voltage provided to a gate of the clipper transistor by the biasing circuit and a voltage on either one of the two outputs exceeds a threshold voltage of the clipper transistor. The biasing circuit includes a third plurality of transistors which are matched with corresponding ones of the first and second pluralities of transistors and the clipper transistor such that the bias voltage generated by the biasing circuit automatically changes so as to be substantially equal to voltages corresponding to a HIGH logic state on the two outputs o…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.