State machine architecture for concurrent processing of multiplexed data streams
US5640398A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 1, 1995 |
| Grant date | Jun 17, 1997 |
| Priority date | — |
| Expiry date | Nov 1, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/0623
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A plurality of data streams time-division multiplexed into a single stream are concurrently processed. State vectors characteristic of each data stream are stored in unique read-write memory locations having known addresses. During an initial clock cycle the next sequential data word is received from the single data stream and an input state vector characteristic of the data stream in which the received data originated is retrieved from the memory. The data word and the input state vector are passed to state machine logic which, during one or more intermediate clock cycles, processes the data word and the input state vector to produce an output data word and an output state vector. During a final clock cycle the output data word is transferred to an outgoing data stream and the output state vector is stored in the memory location from which the input state vector was retrieved. The process repeats sequentially, with the next group of three clock cycles commencing immediately after the initial clock cycle of the immediately preceding group of three clock cycles.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.