Method and system for concurrent access in a data cache array utilizing multiple match line selection paths
US5640534A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 5, 1994 |
| Grant date | Jun 17, 1997 |
| Priority date | — |
| Expiry date | Oct 5, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0853
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An interleaved data cache array which is divided into two subarrays is provided for utilization within a data processing system. Each subarray includes a plurality of cache lines wherein each cache line includes a selected block of data, a parity field, a content addressable field containing a portion of an effective address for the selected block of data, a second content addressable field contains a portion of the real address for the selected block of data and a data status field. A separate effective address port and real address port permit parallel access to the cache without conflict in separate subarrays and a subarray arbitration logic circuit is provided for attempted simultaneous access of a single subarray by both the effective address port and the real address port. Each access port provides reference lines into either the first content addressable field or the second content addressable field, and a match line associated with each content addressable field is then precharged and discharged in response to a failure of the content of an associated content addressable field to match the desired data. A normal word line is provided and activated by either the effective ad…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.