Algorithmic analog-to-digital converter having redundancy and digital calibration
US5644308A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 17, 1995 |
| Grant date | Jul 1, 1997 |
| Priority date | — |
| Expiry date | Jan 17, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/403
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An algorithmic converter system includes an algorithmic converter having a loop gain substantially less than two for converting an analog input signal to a redundant digital code; and a digital computation unit for converting the redundant digital code to a digital output signal by computing a polynomial of a radix, said radix being substantially equal to the loop gain, wherein the redundant digital code specifies coefficients of the polynomial. The redundancy extends the analog input conversion range with respect to the voltage reference of the algorithmic converter. Moreover, if the algorithmic converter has a maximum offset of V.sub.offmax, a reference voltage of V.sub.ref, and a loop gain less than 2/(1+V.sub.offmax /V.sub.ref), then loop offset will not cause differential nonlinearities. Nonlinearity is further reduced by digitally compensating for variations in the loop gain. The method includes measuring the loop gain of said algorithmic converter, and setting the radix of the computation unit equal to the measured value of the loop gain. Preferably the loop gain is measured by converting two reference voltages to obtain two sets of digits from the algorithmic converter, and…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.