Method and apparatus for addressing and testing more than two ATA/IDE disk drive assemblies using an ISA bus
US5644705A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 2, 1996 |
| Grant date | Jul 1, 1997 |
| Priority date | — |
| Expiry date | May 2, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B19/00
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for addressing a plurality of AT Attachment, Integrated Drive Electronics (ATA/IDE) disk drive assemblies from a single PC/AT thereby allowing the performance of manufacturing tests on multiple IDE drives using the ISA bus. Other drive assemblies are address during the substantial PC/AT CPU and I/O idle time available during the testing of a selected drive assembly. The system includes a PC/AT computer having an ISA bus, a plurality of ATA/IDE disk drives, and a multi-master card disposed between the PC/AT and the plurality of disk drives. The multi-master card includes an IDE controller card with a parallel port. Signals are generated to select one of the plurality of disk drives and ISA bus signals are routed to the selected disk drives. All the disk drives are disabled but the selected disk drive and a three bit signal line is used to select the disk drive for testing. Test capabilities are provided for in a standard, local, and remote mode of operation. The addressing scheme allows all drives to be addressed as master drives and each master on the bus can have a slave attached.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.