Temporally-pipelined predictive encoder/decoder circuit and method
US5646687A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 29, 1994 |
| Grant date | Jul 8, 1997 |
| Priority date | — |
| Expiry date | Dec 29, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N19/61
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A temporally-pipelined predictive encoder/decoder circuit for encoding or decoding an input signal containing a sequence of data frames received at a particular frame rate and frame data rate into an output signal having an equal frame rate employs a plurality of N predictive encoders/decoders. An input buffer may be used to extract the information for each data frame in the input signal and supply such information to a corresponding one of the encoders/decoders at rate of 1/N of the particular frame data rate. Each encoder/decoder generates corresponding encoded/decoded information as it is received as well as provides digitized frame information to the encoder/decoder processing the next received image frame. The encoded/decoded information is provided to corresponding frame buffers which temporarily store such information. Each one of the frame buffers is connected to respective inputs of a multiplexer, wherein the encoded/decoded information is provided to a multiplexer output to form the encoded/decoded output signal. When information for the entire frame has been stored by a frame buffer, the stored data information is provided to the multiplexer output to provide the portion…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.